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Abstract—Neural Networks (NNs) have become the main-
stream technology in the artificial intelligence (AI) renaissance
over the past decade. Among different types of neural networks,
convolutional neural networks (CNNs) have been widely adopted
as they have achieved leading results in many fields such as
computer vision and speech recognition. This success in part
is due to the widespread availability of capable underlying
hardware platforms. Applications have always been a driving
factor for design of such hardware architectures. Hardware
specialization can expose us to a novel architectural solutions,
which can outperform general purpose computers for tasks
at hand. Although different applications demand for different
performance measures, they all share speed and energy efficiency
as high priorities. Meanwhile, photonics processing has seen a
resurgence due to its inherited high speed and low power nature.
Here, we investigate the potential of using photonics in CNNs by
proposing a CNN accelerator design based on Winograd filtering
algorithm. Our evaluation results show that while a photonic
accelerator can compete with current-state-of-the-art electronic
platforms in terms of both speed and power, it has the potential to
improve the energy efficiency by up to three orders of magnitude.
Index Terms—Convolutional Neural Networks, Photonics,
Winograd
I. INTRODUCTION
THE field of AI has undergone revolutionary progress overthe past decade. Wide availability of data and cheaper
than ever compute resources have contributed immensely to
this growth. In parallel, advancements is the field of modern
neural networks, known as deep learning (DL) have attracted
the attention of academia and industry their success across
a variety of AI applications including but not limited to
computer vision, speech recognition and natural language
processing. Among the different types of neural networks,
(CNNs) are considered the viable architecture for an AI
application. This is in part due to their remarkable versatility
applicable to most AI tasks. However, all of this comes at the
price of high computational costs.
The use of Integrated photonics in neural networks for
implementing neuron functionalities have proved to be a
valuable approach for limiting the power consumption and
increase the operating speed [1]. Photonics benefit from the
coherent nature of electromagnetic waves, which interfere
while propagating through the photonic integrated circuit
(PIC), mimicking multiply and accumulate (MAC) function,
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which is central to many AI techniques and algorithms. The
main advantage of photonic neural networks over electronics
is that the energy consumption for performing a series of
multiplications and additions does not scale with MAC
speed. However, the training of an optical neural network
necessitates an active modulation of the optical signal in a
hybrid opticalelectronic configuration [2]. These architectures
are face significant hurdles when compared to their electronic
counterparts. To be competitive, they are expected to
have low power consumption and high-speed electro-optic
modulators[3], [4], [5] in addition to converters and I/O
interface. However, when trained, photonic neural networks
do not rely any additional energy for active switching.
Therefore the architectures, which perform the weighting
could be realized completely passive, and the computations
happen without the consumption of any dynamic power [6],
[7].
In this panorama, all optical neural networks (AONNs) rep-
resent a promising future. Current all optical implementations
in free space [8] and in integrated photonics [9], [10], [11] can
outperform their electronic counterparts providing promises of
great energy efficiency and speed enhancement for learning
tasks.
In this manuscript, we explore the potentials of using high-
speed, low-power photonics in a CNN accelerator, exploiting
coherent all optical matrix multiplication in wavelength
division multiplexing (WDM), using microring weight
banks (MRRs). Our architecture is inspired by [12], [13],
where Winograd filtering algorithm is adopted to perform
convolution to speedup the execution time and reduce the
computational complexity. We investigate the performance
of the architecture in terms of speed and power. We also
investigate the robustness of the network and tolerance against
noise.
We summarize the main contributions of this work as,
• a first proposed photonic CNN architecture based on
Winograd filtering algorithm
• an analytical framework to evaluate the speed perfor-
mance of our proposed accelerator
• an in-house simulator based on a modified Google Ten-
sorflow tool to simulate the performance of our proposed
photonic accelerator with power and noise awareness
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• a modified training process to become more robust to
inevitable hardware noise sources during the inference
stage
II. CONVOLUTIONAL NEURAL NETWORKS (CNNS)
A CNN is a neural network comprised of one or more
convolutional layers. CNNs are mostly known for their great
performance on image data, however, their applications extend
to many other data types with local features. At the very high
level, each convolution layer is comprised of many feature
detectors known as filters that scan an input for presence
or absence of a particular set of features. Hence in a CNN
the layer inputs and outputs are referred to as feature maps
(fmap). By cascading multiple of these convolutional layers,
a hierarchy of feature detectors are formed. In this hierarchy,
feature detectors closer to the input detect primitive features.
As we move towards the final layers the type of features
detected become more abstract. Conventionally, the dimension
of each filter in a a CNN is 3D with two first dimensions
be the height and width of the filer and the last dimension
known as channel dimension represents various filters. Using
convolutional filters to scan input data had been practiced
well before the rise of the field deep learning and CNNs.
However, in traditional signal processing, such filters are hand-
engineered by experts in the corresponding fields, which is
costly, designed generally for specific purposes, and vulnerable
to designer bias. In a modern CNN, these filters are learned
through the training process. Figure 1 shows the overall
architecture of a CNN layer.
Fig. 1: A single layer of a CNN. Each of the N filters (left)
scan the input feature maps (middle) for features. This results
in output feature maps, with N channels equal to the total
number of filters.
III. PHOTONIC REALIZATION OF CNNS
In data communication and computation photonics has
the potential to offer practical solutions to overcome some
of the limitations currently facing electronic systems. In a
neuromorphic system, processing elements (PEs) are arranged
in a distributed fashion with ideally large number of incoming
(fan-in) and outgoing (fan-out) connections. Inspired from bi-
ological neural systems, some of these connection are required
to connect neurons from farthest parts of the brain. In addition,
neuromorphic PEs are mostly specific-purpose processors in
contrast to general purpose processors such as CPUs.
Neuromorphic processing can benefit from photonics in three
major ways. First, photonics can significantly reduce the
amount of energy consumed in interconnects among PEs by
avoiding energy dissipation due to charging and discharging
of electrical wires. Secondly, current neuromorphic algorithms
known to neural networks and in particular in CNNs heavily
rely on multiply and accumulate (MAC) operation, which
can be realized with very low energy budgets in photonics
compared to its electronic counterpart. Finally, photonics can
increase communication and computation bandwidth by ex-
ploiting WDM. WDM allow for higher density computation
and communication between PEs by packing more channels
and parallel computations in a neuromorphic processor.
A. Photonic Convolution Kernels and MAC Operation
One major advantage of a photonic MAC operator is that it
can be performed with almost zero energy consumption [14].
However, the if the signal is converted from optical to elec-
trical, the conversion and successive electronic manipulations
impose energy loss. To build a photonic convolutional filter,
we use a microring resonator (MRR) network proposed in
[15]. Figure 2 depicts the a single MRR neuron. Input WDM
signals are weighted through tunable MRRs. Weighted inputs
are later incoherently summed up using a photodetector.
Thus, by use of N wavelengths, it is possible to establish
up to N2 independent connections. Maximum N with current
technologies is estimated to be around 108 channels resulting
in a total of 10k connections [16]. It should be noted that
in modern neural networks known, fully-connected neural
layers have all-to-all connections between, thus requiring N2
synaptic connections between two N -neuron layers. However,
10k connection is nearly sufficient to even implement fully-
connected neural network on simple benchmark datasets such
as MNIST with 728 neurons at the inputs. In contrast, CNNs
benefit from sparse connections between local input regions
and filters. A common CNN architecture usually has filters of
shape 3×3 up to 11×11, thus requiring 9 to 121 connections
between the inputs receptive field and the filter. In general,
smaller filters are favored over larger filters, as they are capable
of detecting finer local patterns. Larger and global patterns are
usually detected at later layers of CNNs because they are more
abstract and already build on top of previously found features.
We use the proposed scheme in Figure 2, to perform two
heuristic Winograd transformation, and one element-wise
matrix multiplication (EWMM) unit on each wavelength.
Figure 3 shows the details of a MRR weighting function,
operating on a single wavelength λ0. The MRR behaves
as tunable analog filter centred at λ0, in which the voltage
applied to the EOM module let only a portion of the
light travel through the waveguide. The modulation can be
triggered by an analog electric field fed by a memristor,
which stores the weights with a 6 bit resolution. In details,
when a bias voltage V0 is applied, the transmission spectrum
(T) of the ring has a resonant frequency λ0 and when WDM
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Fig. 2: A broadcast-and-weight neuron. Inputs Xi are mod-
ulate different wavelength lasers. Modulated beams are then
bundled through WDM.
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Fig. 3: Microring resonator (MRR) operation for performing
point-wise multiplication.
light passes through the coupled waveguide, the component
with wavelength λ0 is coupled into the ring. By raising the
bias voltage to V1, the resonant frequency shifts to λ1 due
to the change in the effective refractive index of the ring.
The difference between V0 and V1 controls the difference
between λ0 and λ1, i.e. the transmission (∆i). The variation
of the transmission at λ0 represents, in our scheme, the
pointwise multiplication. The most used MRR modulator has
silicon based p-i-n junction that is side coupled to a wave
guide as described in [17] or p-n junction reported [18].
Current silicon-based MRR modulators [19][20][21], as well
as foundry level implementations, exhibit a speed up to 50
GHz, with a driving voltage of usually a few Volts (1-2V)
and an efficiency (Vpil) of few tenths of Vcm. Experimental
results that corroborate our estimation are reported in [22],
where Silicon-based electro-optic MRRs exhibit a modulation
in a working spectrum of 0.1 nm and a speed of 11 GHz and
as low as 2dB insertion losses. This by no means is a limiting
factor in the inference stage, considering that the network has
been trained and the weights are set. Therefore, the latency
of the network is given by the time-of-flight of the photon.
Beside the uncertainty due to fabrication imperfections,
which could be compensated, the main source of noise that
affects a MRR modulator is electrical noise and, in this
case, eventual non-ideality in setting the analog voltages with
memristive device which could vary over time. Moreover,
for high data rate situations(> 20Gb/s), the intra-channel
cross-talk becomes relevant, and power penalties need to
be considered [23][24]. Regarding the operating dynamic
power, the maximum allowed optical power flowing in each
physical channel of the photonic accelerator is bound by
the optical power that would produce non-linearities in the
silicon waveguides and the minimum power that the photo-
detector can distinguish from noise (SNR=1). Foundry level
[25] integrated Germanium photo-diodes can reach up to 40
GHz with a responsivity of 0.6 A/W and a Noise equivalent
power (NEP) of around 1pW/
√
Hz operating in reverse bias
(−2V). Research-level photodetectors working in the 100s
of GHz range have also been demonstrated [26], [27], [28]
However, the dynamic range of the photodiode needs to be
accurately set to avoid saturation and account for the bit
resolution [9]. For this scheme, according to the bit resolution,
the estimated dynamic range is 20dB. The speed of the optical
part of the accelerator, without considering the I/O interface,
according to [29] is given by the total number of the MRR and
their pitch. Photodetection and phase cross-talk are expected
to be the main sources of error in the proposed scheme.
B. Memristors as Analogue Weight Storage
Neuromorphic systems inspired by human brain rely
upon two major principles, namely massively distributed
processing and proximity of local memory to these processing
elements. While these memory units demand some level
of programability (plasticity), their programming speed
requirements is relatively only in kHz regime. At this
time, almost all state-of-the-art neural networks, perform the
training and the inference phases separately. This means that
once the weights are trained and set, for the inference phase,
one does not need to change the weights. In addition, weights
in our proposed system are represented by an analog voltage
bias of MRRs. Thus, a potential weight storage would be
analog and non-volatile with long retention time.
Memristive memory devices have attracted the attention of
researchers due to their interesting characteristics including
but not limited to non-volatility, long state retention time, and
ultra-low power consumption [30][31][32]. Over the past few
years the bit-resolution of such memristive memory devices
has risen monotonically [33][34][35][36]. Recently, authors in
[32] proposed, fabricated, and evaluated an analog multibit
memristive memory with bit-resolution of up to 6.5 bits. Each
memristive device takes up 20µ× 20µ in area and can retain
the resistance state for up to 8 hours. In AlexNet the 3rd
convolutional layer has the largest number of convolutional
filter weights equal to 884, 736. Assuming overhead circuitry
increases the footprint to 50µ× 50µ, the memristive memory
required for the largest layer of AlexNet can be realized in less
than 0.25cm2.
IV. FAST ALGORITHMS FOR CONVOLUTION OPERATION
We already know that convolution operation comprise
the bulk of all operations in a CNN for both training and
inference stages. However, each stage imposes a different
type of performance requirement. During the training, the
emphasis is more on throughput rather time. This is mainly
due to the fact that the model under train needs to observe
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TABLE I: Kernel size breakdown in state-of-the-art CNNs. It
can be seen that filter of size 5 × 5 comprise only a minute
fraction of total filters.
CNN 1× 1 (%) 3× 3 (%) Small 1D filters 5× 5 (%)
GoogLeNet 64.9 17.5 1.7 15.9
Inception V3 43.2 17.9 35.7 3.2
Inception V4 40.9 16.1 43 0
MobileNet 93.3 6.7 0 0
ResNet50 68.5 29.6 1.9 0
VGG16 0 100 0 0
a large ”ensemble” of data, known as the batch, as fast
as possible. As a result, time is generally amortized over
many inputs. On the other hand, during the inference stage,
applications are mostly latency sensitive. For instance, in a
self-driving car application only a few inputs image scenes
may need to be processed per second, but at a very low
latency timescale. Having said that, a neuromorphic processor
designed to be used for inference is expected to satisfy
stringent timing requirements.
An important parameter that is shown to have a significant
impact on the latency of CNNs is the size of their filters.
It is generally known from a functional point of view that
CNNs with smaller filters are preferred over CNNs with
large filters [37][38][39]. Table I shows the breakdown of
filter size for some of the state of the art CNN architectures.
This is mainly due to the fact that small filters are better in
finding local features without sacrificing the resolution. More
abstract and more global features can be detected in higher
layers of a CNN built on previous local layer features. Note
that, as we discussed in section III, a physical implementation
of photonic MRRs favors small size filters due to limited
number of available wavelength bands. This synergy between
functional and photonic realization of CNNs is the primary
motivation behind this work.
At the time of writing this paper, there are three major
ways to speed up the convolution operation. First, the General
Matrix Multiplication (GEMM) approach, in which the con-
volution is converted to matrix multiplication operation using
Toeplitz matrix. The downside to this method is that Toeplitz
conversion expands the input by a factor of r×r where r is the
size of the filter. Second method uses Fast Fourier Transform
(FFT) to perform tiled convolution operations. From Fourier
theorem we know that cyclic convolution can be performed
by transforming the input and filters into Fourier domain.
An element-wise multiplication (also known as Hadamard
multiplication) result in an equivalent of convolution, but in
Fourier domain. An inverse FFT operation transforms the cal-
culated convolution back into the original domain. FFT-based
convolution had been the method of choice for convolution
operation [40][41][42] until the recent past. Lately, it is shown
that FFT-based convolution is better suited for larger filter
sizes [12]. The third method is uses the Winograd filtering
algorithm, which we explain in detail in the following section.
A. Winograd Algorithm
In a 2D convolution, a single output component of the
convolution is calculated by,
yn,k,p,q =
c∑
n=1
r∑
x=1
r∑
y=1
xn,c,p+x,q+y × wk,c,x,y (1)
The operation in equation 1 is repeated for all outputs convolu-
tion components. In a brute-force convolution the total number
of multiplications required to perform a full convolution is
equal to
(m× r)2 (2)
where m is the size of the an output feature map channel
and r is the size of the filter. At the time of writing this
paper, Winograd convolution in the most efficient convolution
algorithm being used for CNNs [12]. Winograd convolution
is based on the minimal filtering principles. The algorithm
states that in order to calculate m outputs with a finite impulse
response (FIR) filter of size r, denoted by F (m, r), the number
of required multiplications is,
n = (m+ r − 1) (3)
While equation 3 is derived for the 1D convolution operation,
one can nest it with itself to acquire a 2D convolution.
Therefore, the number of multiplications needed for the same
2D convolution is given by,
(m+ r − 1)2 (4)
From equation 2 and 4 we can infer that Winograd results
in reduction in the complexity by a factor of,
(mr)2
(m+ r − 1)2 (5)
It should be noted that in our proposed photonic accelerator,
multiplication operations are carried out by MRRs. Any
reduction in the total number of multiplication operations,
and thus MRRs, can save us not only in footprint of the
design, but also the design complexity.
Now, in order to understand how minimal Winograd works,
let us first consider the case for 1D convolution. Let matrix
W be the matrix of weights, and matrix D be the data matrix.
Winograd computes the F (2, 1) convolution as following[
d0 d1 d2
d1 d2 d3
]w0w1
w2
 = [m1 +m2 +m3
m2 −m3 −m4
]
(6)
where values mi are intermediate values found by
m1 = (d0 − d2)× w0
m2 = (d1 + d2)× w0 + w1 + w2
2
m3 = (d2 − d1)× w0 − w1 + w2
2
m4 = (d0 − d3)× w2
Above equations show that with only 4 multiplications
between inputs and weights, Winograd can compute a F (2, 3)
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Fig. 4: High-level flow diagram of Winograd filtering technique for convolution operation. Unlike conventional convolution,
which computes a single output at a time, Winograd algorithm computes a tile of output, here of size m × m. In order to
generate an output tile, Winograd requires to fetch an input tile of size n× n. Both input tile and filter are transformed into
Winograd domain. Within the Winograd domain, previously transformed input and filter are multiplied in an element-wise
fashion. Finally, the output of the element-wise multiplication is transformed back into the original domain and channels are
collapsed into a single value per tile element.
convolution. Note, that all wi terms can be pre-computed after
the training stage. In order word, during the inference time,
while data values di, corresponding to inputs change, however,
the wi values remain the same throughout the inference. The
1D Winograd can be expressed by a closed matrix form as
Y = AT [(G× w) (BT × d)] (7)
where AT , BT , and G are three heuristic transforms described
by equations 8, 9, and 10. w is the weights vector and d is
the input vector.
AT =
[
1 1 1 0
0 1 −1 −1
]
(8)
BT =

1 0 −1 0
0 1 1 0
0 −1 1 0
0 1 0 −1
 (9)
G =

1 0 0
1
2
1
2
1
2
1
2 − 12 12
0 0 1
 (10)
One conclusion from equation 6 is that to compute a single
output of 1D convolution only a window of (m+ r−1) input
values are needed.
In a modern CNN the bulk of convolution operations are
comprised of 2D convolutions. Equation 7 can be easily
extrapolated for 2D convolution by nesting two 1D Winograd
convolutions. The resulting 2D Winograd would be,
Y = AT [(G× w ×GT ) (BT × d)×B] (11)
From [12] for the case of F (4 × 4, 3 × 3) matrices BT , G,
and AT have the forms,
AT =

1 1 1 1 1 0
0 1 −1 2 −2 0
0 1 1 4 4 0
0 1 −1 8 −8 0
 (12)
BT =

4 0 −5 0 1 0
0 −4 −4 1 1 0
0 4 −4 −1 1 0
0 −2 −1 2 1 0
0 4 0 −5 0 1
 (13)
G =

1
4 0 0−1
6
−1
6
−1
6−1
6
1
6
−1
6
1
24
1
12
1
6
1
24
−1
12
1
6
0 0 1
 (14)
The number of addition and multiplications required for
Winograd transform, not the element-wise multiplications,
increases quadratically with the tile size. Thus, Winograd is
expected to perform most efficiently for smaller filter sizes,
and thus smaller input tiles.
Algorithm 1: Winograd for 2D convolution
for row=0; row<H; row+=m do
for column=0; column<H; column+=m do
for channel=0; channel<c; channel+=1 do
for filter=0; filter<N; kerne;+=1 do
load input tile;
transform input tile;
load transformed filter;
perform EWMM
end
end
end
Output Winograd convolution result
end
V. ARCHITECTURE DESIGN
In this paper we propose a photonic CNN accelerator
based on Winograd algorithm and realized using the photonic
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neuron introduced in [16]. Figure 4 depicts the architecture
of a single Winograd PE. Our proposed accelerator processes
a single layer of a CNN at a time. This is mainly due to
the fact that in a CNN different tiles of output feature maps
are computed sequentially, and thus arrive at different times.
But, in order to initiate processing of the next layer, all
the inputs from the previous layer need to be available and
synchronized. Our approach to process one layer at the time
enforces this synchronization. Furthermore, implementing
multiple layers of a CNN will result large area overheads.
At the input of our accelerator, an input tile of shape
n× n× c along with filters of size r× r× c are transformed
into the Winograd domain. Input and filters’ transforms
are then multiplied element by element. The output of this
multiplication needs to be transformed back using an inverse
Winograd transform. The signals at this stage are digitized
using an array of ADC and placed onto the output line buffers
to be stored back in the off-chip memory.
Figure 5 presents the overview of the our proposed
architecture. Our proposed architecture runs on two clock
domains. First a high speed 5GHz clock domain, which
accommodates low latency components of the accelerator
including the photonic components. In section VI-A we
explain our rationale on how we arrive d at the 5GHz high
speed clock frequency. The rest of the accelerator including
input feature map buffers, filter buffers, filter Winograd
DSP module, and filter path DAC run on a slower clock
domain because there is no time sensitivity on filter path, and
data transfer from/to off-chip memory. At the heart of our
accelerator, we have an Element-Wise Matrix Multiplication
unit, which we implement in photonics using the photonic
neuron. We store the input feature maps and filters in an
off-chip memory. Both the input feature maps and filters
require to go through Winograd transformation, which are
matrix multiplications described in equations 13 and 14. It
should be noted that while inputs feature maps change for
different tiles of inputs, filters are fixed for each layer. For
that, we implemented the input feature map transformations
in photonics and filter Winograd transformations in electronic
DSP. This way, we will not pay the overhead associated
with photonic implementations including the conversion of
electronic filters to photonics. Later, the transformed filters
and input feature map tile are converted into analog signals
to modulate the laser beams. However, as the filters are
fixed over the processing time of the layer, analog filter
signals need to be maintained for that time. Thus, we propose
to use the non-volatile analog memristive memory bank,
which maintains these voltages in their analog form for long
retention times.
In Winograd convolution in each iteration a tile of n × n
is processed. In order to process an entire feature map,
the transformed filter tile needs to move across the input
feature map. In this paradigm two successive input tiles
share size (r − 1) × n elements. This, introduces data reuse
opportunities, to avoid multiple queries of same data block.
Here our goal is to exploit this opportunity at the front-end
of our accelerator. Our design is inspired by the work in [13],
where authors utilize line buffers to avoid redundant queries
from the off-chip memory. Figure 6 shows an example line
buffer design to load and hold a 3× 3 input feature map tile.
Input tiles are fetched from off-chip memory and loaded into
the line buffer. Buffered tiles are then passed into the digital
to analog Converter (DAC) using parallel channels.
In parallel to the input data stream, transformed filter
weights are converted into the analog signals to program the
analog memristive memory. We then use the voltage generated
using the stored analog signals to modulate the laser source
for the filters. Each output signal generated by a DAC is then
used to modulate an laser beam of a particular wavelength
λi. It is worth noting that for each set of filter modulated
by the laser source, input line goes through multiple iteration
corresponding to different input tiles. Once both input tile
laser beam and the filter laser beam are ready, the EWMM,
multiplies each element of the Winograd input feature map
tile with its corresponding Winograd filter value. The output
from EWMM unit must be transformed back from Winograd
domain into the original domain by the inverse Winograd
transform. The result contains output feature map tiles for
multiple channels c. Output feature map values are digitized
and stored back into the off-chip memory.
A key principle in HPC is trying to minimize the IO and
other communication latencies, ideally to less than that for
computing time to avoid computing unit under-utilization.
From Algorithm 1 we can see that the two inner-most loops
iterate over different channels of the input feature map tile
and different filters. Moreover, operations within these two
loops are independent form one another. This, provides par-
allelization opportunities at the cost of additional hardware.
In other words, the amount parallelization, and thus speed up,
we can achieve scales linearly with the number of pipeline
replications in our system. This linear scaling plateaus as
once computation bandwidth approaches the data transfer
bandwidth. Our envisioned design uses an arbitrary number of
100 parallel paths. Our evaluation results in the next section
justifies this selection.
VI. EVALUATION
In this section we evaluate the performance of our acceler-
ator for the 3 × 3 filters of the VGG16 network against the
recent FPGA [43][13][44][45][46] and GPU implementations
[13].
A. Speed
Here we develop a model to estimate the execution time
of the our accelerator. First we model the time required to
convolve one input tile with one filter and we call it Ttile filter.
Following that, we generalize the model to the case where we
parallelize the process based on available resources. For one
input feature map tile and a filter, both, the input branch and
the filter branch of the Figure 5 are fully pipelined. Therefore,
the execution time of a layer is determined by the longer of
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Fig. 5: High-level architecture of our proposed photonic accelerator. Input feature-maps and filters are initially stored in an
off-chip memory. Input tiles of size n × n are loaded into the input line buffer one at a time. Kernel weights do not change
once the CNN is trained. Thus, we perform filters’ Winograd in electronics and the cost is amortized over many input tiles.
Winograd transform for input feature map tiles are computes in photonics. The photonic element-wise matrix multiplication
(EWMM) unit performs the core Winograd element-wise Winograd multiplications. Outputs are digitized and placed onto the
output line buffer. Finally, processed layer outputs are stored in the off-chip memory.
Fig. 6: An example line buffer design to load and hold an
input tile of size 3× 3.
the two paths of filter path and input path. For each iteration of
the filter path, input data path goes through multiple iterations.
This is because a single filter operates on many input data
tiles. That said, the input data path sets the upper bound on
the delay. Our execution time model is comprised of two
major components namely, the Input/Output time (TIO) and
the computation time (TComp). We define (TIO) as.
TIO = max(Tload, Toffload) (15)
where Tload is the time it takes to transfer data from the
off-chip memory to the input of the laser sources. Moreover,
we can implement a total of Pinput DACs to speedup the
data transfer. Considering the fact that our input matrices
are of the shape 4 × 4, we used an array of 16 DACs in
this work. Similarly Toffload is the time to store back the
computed outputs from the inverse Winograd transform to
the off-chip memory. It should be noted we would want to
match the rate of the ADC at the output with input DAC to
any speed mismatch and thus congestion in the pipeline. At
the time of this review both on-chip DACs and ADCs are
capable of operating at sampling rates of more than 18 GS/s
for bit resolution of at least 8 bits [47][17]. Furthermore, with
recent advances in memory technology, current memories are
able to transfer data at high IO bandwidths up to more than
512Gb/s [48]. This high memory bandwidth allows us to
buffer data and filters from off-chip memory at high transfer
rates and feed it to our input line buffers. However, for our
line buffers we need memories with high clock frequency
and short access time. Current reported memory technologies
have access time as short as 200ps.
At the photonic core of our accelerator, Tcompute is,
Tcompute = Tlaser+TWinograd+TEWMM+TiWinograd (16)
where TWinograd is the time to compute the Winograd trans-
form, TEWMM is the time to perform the element-wise matrix
multiplication, and TiWinograd is the time compute the inverse
Winograd transform. Once the laser is set up, input signals
only incur a time delay equivalent to flight time of the light
before they are fed into the ADC. Having said that the clock
frequency of the pipeline is determined by
frequencyclock ≤ 1
min(Tload, Toffload, Tcompute)
(17)
As a result of equation 17, we picked a clock frequency
of 5Ghz, which satisfies equation 17. From equation 17
Ttile filter is simply found by,
Ttile filter =
1
5GHz
= 200ps (18)
For a F (4×4, 3×3) Winograd, each Ttile filter returns an
output block of size 9 equivalent to 9 convolution operations.
Having a clock frequency of 5GHz, our proposed accelerator
performs at 9×5G = 45GOPs/s. Figure 7 shows the average
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convolution speed comparison of our proposed accelerator
against the state-of-the-art FPGA and GPU implementations.
Fig. 7: Comparison of convolution operation speed for FPGA,
GPU, and our photonic implementation. The last column
labeled with (p) represents the speed of the photonic core in
the absence of electronics.
B. Power
In order to estimate the dynamic power consumption of our
proposed system, we built our in-house estimator by augment-
ing the standard Google Tensorflow tool. While primarily used
for training and inference stages of neural networks, at the
core, Tensorflow is a symbolic mathematical graph process-
ing platform. Tensorflow enables users to express arbitrary
computations into a dataflow graph, which is extremely useful
in the context of neural networks. However, out-of-the-box
Tensorflow is completely agnostic to physical realization of
the neural networks being implemented. Thus, we augmented
Tensorflow high-level components with mathematical models
of electro-optical components. Figure 8 depicts the native
Tensorflow toolkit hierarchy against our augmented version. In
Fig. 8: High level Tensorflow toolkit hierarchy vs. augmented
Tensorflow.
our estimator, each primitive mathematical operation is given
two physical models namely, the power model and the noise
model. While, the noise model can impact the functionality,
thus accuracy, in a neural network, the power model only
models/measures power consumed power. Table II shows some
TABLE II: Mapping of primitive math operations to their
hardware realization.
Math Operation Photonic Representation
Addition Photodiode
Multiplication MRR
Connection Waveguide
Non-linear Activation Electro-absorption Modulator
of these mathematical operations mapped to to their physical
realizations. Figure ??
Fig. 9: Comparison of convolution operation power for FPGA,
GPU, and our photonic implementation. The last column
labeled with (p) represents the power consumption of the
photonic core in the absence of electronics.
Figure 9 depicts the power comparison results. Finally We
plotted the energy efficiency figure of merit defined by the
ratio of speed to power in Figure
VII. TRAINING, INFERENCE, AND NOISE
We initially trained our neural network offline on a
conventional digital computer. Later we during the inference
time we loaded the trained weights into our in-house
simulator, which is equipped with noise sources modeling the
physical noise in a photonic implementation. Our hypothesis
was that inference on a noisy neural network would result in
some loss in accuracy. This is mostly due to the fact that,
the network used during the training is noise-less, with 32-bit
floating point resolution, while during inference the weights
all in a sudden face a noisy network. In other word, the
network during inference experiences unseen noise behavior
that results in accuracy loss. We tested our hypothesis by
sweeping noise level and observing its effect on accuracy. For
that reason, we identified two major noise sources, namely
the neuron output noise and the weight noise. The neuron
output noise represents the noise introduced at the output of
each neuron by the photodiode and the nonlinear activation
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Fig. 10: Comparison of energy efficiency for FPGA, GPU, and
our photonic implementation. The last column labeled with (p)
represents the power consumption of the photonic core in the
absence of electronics. The results show that using photon-
ics as an accelerator has the potential of improving energy
efficiency by up to more than three orders of magnitude.
Fig. 11: Visualalization of an augmented convolutional layer
using power and noise models for VGG16 network.
function. Figure 12 shows how accuracy is impacted by noise
during inference for the case that the network was trained
free of any noise source.
Our next hypothesis was that, if we allow for certain amount
of noise during the training, the model would become more
robust to during the inference stage. To that end, we trained
the network with output noise source on. We only added the
output noise, and left the weight noise off, because weights
are required to be calculated with maximum precision during
training. In fact we observed that even a minute amount of
noise added to the weights during the training could destroy
the accuracy of the network to its baseline level of about
10%. Figure 12 depicts the effect of adding an output noise
equivalent to 0.1% of the maximum signal swing at the output
of neurons. Note, the addition of this amount of noise during
the training may result in slight 2% accuracy loss for low level
of noise during inference. However, the model becomes more
robust to higher levels of inference. This shows that modeling
noise by adding training noise can fine-tune the network for
a physical noisy realization. Lastly adding further amount of
noise beyond the initial 0.1% resulted the more significant
inference accuracy.
VIII. CONCLUSION
In this paper we presented a photonic CNN accelerator
based on Winograd filering convolution algorithm. Winograd
reduces the total number of multiplication, thus hardware, to
perform convolution operation. We evaluated the speed of our
accelerator by developing an analyical framework. Our results
show that a photonic accelerator can compete with state-of-
the-art Winograd based FPGA and GPU implementations. In
such photonic accelerator has the potential of improving the
every efficiency by up to three orders of magnitude. However,
the overall speed is bound by the limitations of IO and conver-
sions in DAC and ADC. To evaluate power performance we
augmented the native hardware-agnostic Google Tensorflow
tool with power models of our hardware components. Similar
to speed analysis, electronic IO and convertors are the major
consumers of power. he photonic core can operate consum-
ing up to two orders of magnitude less power. In addition,
we modeled noise into our Tensorflow-based simulator, to
investigate the effect of implementation noise sources such
as photodiode noise and MRR noise on the functionality
(accuracy) of our CNN. We found training the CNN with a
small noise component equivalent to 0.1% of the signal swing
result in the CNN become more robust to inference-time noise
introduced by noisy photodiodes and MRRs.
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